NXP Semiconductors /MIMXRT1011 /FLEXIO1 /SHIFTCTL[0]

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SHIFTCTL[0]

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SMOD_0)SMOD0 (PINPOL_0)PINPOL 0PINSEL0 (PINCFG_0)PINCFG 0 (TIMPOL_0)TIMPOL 0TIMSEL

SMOD=SMOD_0, PINCFG=PINCFG_0, TIMPOL=TIMPOL_0, PINPOL=PINPOL_0

Description

Shifter Control N Register

Fields

SMOD

Shifter Mode

0 (SMOD_0): Disabled.

1 (SMOD_1): Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer.

2 (SMOD_2): Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer.

4 (SMOD_4): Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer.

5 (SMOD_5): Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents.

6 (SMOD_6): State mode. SHIFTBUF contents are used for storing programmable state attributes.

7 (SMOD_7): Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table.

PINPOL

Shifter Pin Polarity

0 (PINPOL_0): Pin is active high

1 (PINPOL_1): Pin is active low

PINSEL

Shifter Pin Select

PINCFG

Shifter Pin Configuration

0 (PINCFG_0): Shifter pin output disabled

1 (PINCFG_1): Shifter pin open drain or bidirectional output enable

2 (PINCFG_2): Shifter pin bidirectional output data

3 (PINCFG_3): Shifter pin output

TIMPOL

Timer Polarity

0 (TIMPOL_0): Shift on posedge of Shift clock

1 (TIMPOL_1): Shift on negedge of Shift clock

TIMSEL

Timer Select

Links

() ()